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DEEP/-ER Approach 
Co-design between applications, system SW and HW 
– Application and operational requirements do shape system architecture 
– HW provides performance, scalability and energy efficiency 
– System SW enables applications to leverage HW potential 
Objectives 
– Deliver highest scalability and workload performance 
– Provide leading energy efficiency (energy per result) 
– Offer familiar, easy to use programming environment and APIs based on standards 
– Ensure sustainability of system architecture and SW 
Design elements 
– Exploit benefits of processor heterogeneity 
– Leverage technology advances in storage-class memory and interconnects 
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Co-Design Applications 
DEEP + DEEP-ER applications 
• Brain simulation (EPFL) 
• Space weather simulation (KULeuven) 
• Climate simulation (CYI) 
• Computational fluid engineering (CERFACS) 
• High temperature superconductivity (CINECA) 
• Seismic imaging (CGG) 
• Human exposure to electromagnetic fields (INRIA) 
• Geoscience (BADW-LRZ) 
• Radio astronomy (Astron)  
• Oil exploration (BSC) 
• Lattice QCD (UREG) 
Goals 
• Drive co-design cycle 
• Evaluate and validate system prototypes 
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System-Level Heterogeneity 
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Accelerated Cluster Cluster-Booster Architecture 
– Fixed, static ratio and assignment of  
accelerators to CPUs 
– Static management of resources 
– Accelerators do not act autonomously 
– General-purpose Cluster interconnect 
– Programming via local offload interfaces 
(OpenCL, CUDA, CELO, OpenACC, …) 
– No fixed ratio or assignment between 
resources (Multicore & Manycore nodes) 
– Dynamic management and association 
of resources 
– High-throughput network in the Booster 
– Programming via MPI and “global” 
tasking interfaces 
DEEP System Architecture 
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Cluster part 
– High single thread & complex code 
performance  Intel® Xeon® processors 
– High any-to-any connection  
performance & infrastructure  
integration  standard switched  
HPC fabric (InfiniBandTM) 
Booster part 
– High throughput, autonomous 
operation  Intel Xeon Phi  
coprocessor (codenamed  
“Knights Corner”) 
– Need for low latency, spatial  
application structures  
 3D Torus direct-connected  
network (EXTOLL) 
– Network bridging and KNC control  
 Booster Interface layer 
Both parts 
– Efficiency needs  use of liquid cooling 
& dense packaging 
 
DEEP Prototype Systems 
Eurotech Aurora Prototype  
DEEP-ER – ISC 2016, Intel Booth – 21.06.2016 7 
Cluster part 
 128 dual-socket 
Intel Xeon E5-2403 
nodes 
 QDR InfiniBandTM 
 Eurotech Aurora 
liquid cooling & 
packaging 
Booster part 
 384 Intel Xeon Phi 
7120X nodes 
 FPGA 
implementation of 
EXTOLL 
interconnect 
 24 Booster interface 
nodes with Intel 
Xeon processor  
 Eurotech Aurora 
liquid cooling & 
packaging 
Cluster  
Booster 
DEEP/DEEP-ER Programming Model 
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ParaStation Global MPI layer 
 Expert-level programming 
 Efficient communication across the whole system 
 Dynamic process spawning an control in both 
directions 
Task-based OmpSs programming model 
 Pragma based, emphasizes ease of use 
 Efficient communication across the whole system 
 Dynamic spawning of massively parallel tasks in 
both parts 
Massively Parallel Tasks in OmpSs 
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Figure 7: FWI hierarchical MPI architecture
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Figure 8: Scalability of FWI application on up to 1024 nodes
VI. Concl usions and fut ur e wor k
This paper presents the OmpSs O✏oad model that was
originally developed to ease the porting of complex ap-
plications to the highly heterogeneous cluster architecture
proposed on the DEEP Exascale project. The OmpSs O✏oad
model has completely fulﬁlled its design goals, combining
the ease of use of Intel O✏oad with the ﬂexibility, per-
formance and scalability of the native MPI Comm spawn
API. Moreover, our approach is fully integrated with the
rest of features provided by OmpSs, such as support for
OpenMP codes and CUDA or OpenCL kernels. Although
it was originally conceived for heterogeneous clusters we
have also successfully used it to develop hierarchical MPI
applications such as FWI. We think that these hierarchical
MPI architectures will play an important role in exploiting
future Exascale systems. Hence, tools such as OmpSs Of-
ﬂoad will be essential for designing such architectures and
helping with their implementation for complex and large
applications.
As future work, we plan to integrate our allocation API
with a resource manager/job scheduler to avoid the need
to reserve all the resources that will be required before
the program is launched. We also plan to investigate the
potential of OmpSs O✏oad to improve the malleability of
existing MPI applications, as well as the implications of
using this o✏oad model from the resilience point of view.
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Measurements for BSC FWI (full waveform inversion) code 
From DEEP to DEEP-ER 
DEEP-ER – ISC 2016, Intel Booth – 21.06.2016 10 
Simplified Interconnect 
On-Node NVM 
Self-Booting Nodes 
Network attached 
memory 
DEEP-ER Scalable I/O  
Leverage presence of fast local 
NVM storage 
– Scalable caching of read/write data 
close to requesting node 
– Prefetching stages read data into 
caches 
– Write-back scheme saves data to 
permanent storage 
– Synchronous (done) and 
asynchronous (WIP) versions/APIs  
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DEEP-ER Resiliency Scheme 
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BSC Full Waveform Inversion 
Results 
Using 60 cores per Xeon Phi coprocessor node with 180 threads 
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INRIA MAXW-DGTD Results 
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Improvements applied below: 
• Non-blocking communication 
• Renumbering scheme 
• Vectorisation and locality 
 
Performance improvement up to 3.3x Almost perfect parallel efficiency now 
Setup: 
- Human head 
- DEEP Cluster 
- Mesh: 1.8 million cells  
- 16 processes per node 
- Pure MPI. 
- P1 approximation. 
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*Leger R., Alvarez Mallon D., Duran A., Lanteri S., “Assessing the DEEP-ER Cluster/Booster Architecture with a fine-element 
type solver for bioelectromagnetics”, Submitted to PARCO2015, Contribution ID: 25. www.parco2015.org  
INRIA MAXW-DGTD I/O Results  
Inria: Assessment of Human exposure to EM fields 
 24 MPI processes, 1 thread per process 
      
0
10
20
30
40
50
60
P1 P2 P3 P4
W
ri
ti
n
g 
ti
m
e
 [
s]
 
I/O performance of MAXW-DGTD 
sdv-work NVMe
Increasing 
model precision 
P1<P2<P3<P4 
Performance gain by 
using Intel DC P 3700 
SSDs 
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Partners 
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